

JEDEC STANDARD

Universal Flash Storage Host Controller Interface (UFSHCI)

Version 3.0

JESD223D

(Revision of JESD223C, March 2016)

JANUARY 2018

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION



NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to www.jedec.org under Standards and Documents for alternative contact information.

Published by
©JEDEC Solid State Technology Association 2018
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Contact JEDEC

Printed in the U.S.A.
All rights reserved

UNIVERSAL FLASH STORAGE HOST CONTROLLER INTERFACE (UFSHCI)

Contents

1	Scope	1
2	Normative Reference	1
3	Acronyms, Terms and Definitions, Keywords, and Conventions.....	2
4	Architectural Overview	5
4.1	Outside of Scope	5
4.2	Interface Architecture	6
4.3	Transfer Request Interface.....	8
4.4	Limitations.....	9
5	UFS Host Controller Register Interface	9
5.1	Register Map.....	10
5.2	Host Controller Capabilities Registers.....	11
5.2.1	Offset 00h: CAP – Controller Capabilities	11
5.2.2	Offset 08h: VER – UFS Version	12
5.2.3	Offset 10h: HCPID – Host Controller Identification Descriptor – Product ID.....	12
5.2.4	Offset 14h: HCMID – Host Controller Identification Descriptor – Manufacturer ID.....	12
5.2.5	Offset 18h: AHIT – Auto-Hibernate Idle Timer	13
5.3	Operation and Runtime Registers	14
5.3.1	Offset 20h: IS – Interrupt Status	14
5.3.2	Offset 24h: IE – Interrupt Enable.....	16
5.3.3	Offset 30h: HCS – Host Controller Status.....	17
5.3.4	Offset 34h: HCE – Host Controller Enable	18
5.3.5	Offset 38h: UECPA – Host UIC Error Code PHY Adapter Layer.....	19
5.3.6	Offset 3Ch: UECDL – Host UIC Error Code Data Link Layer.....	19
5.3.7	Offset 40h: UECN – Host UIC Error Code Network Layer	20
5.3.8	Offset 44h: UECT – Host UIC Error Code Transport Layer.....	20
5.3.9	Offset 48h: UECDME – Host UIC Error Code	20
5.3.10	Offset 4Ch: UTRIACR – UTP Transfer Request Interrupt Aggregation Control Register	21
5.4	UTP Transfer Request Registers.....	22
5.4.1	Offset 50h: UTRLBA – UTP Transfer Request List Base Address.....	22
5.4.2	Offset 54h: UTRLBAU – UTP Transfer Request List Base Address Upper 32-bits.....	22
5.4.3	Offset 58h: UTRLDBR – UTP Transfer Request List Door Bell Register.....	23
5.4.4	Offset 5Ch: UTRLCLR – UTP Transfer Request List CLeaR Register	23
5.4.5	Offset 60h: UTRLRSR – UTP Transfer Request List Run Stop Register	23
5.4.6	Offset 64h: UTRLCNR – UTP Transfer Request List Completion Notification Register	24
5.5	UTP Task Management Registers	25
5.5.1	Offset 70h: UTMRLBA – UTP Task Management Request List Base Address.....	25
5.5.2	Offset 74h: UTMRLBAU – UTP Task Management Request List Base Address Upper 32-bits ..	25
5.5.3	Offset 78h: UTMRLDBR – UTP Task Management Request List Door Bell Register	25
5.5.4	Offset 7Ch: UTMRLCLR – UTP Task Management Request List CLeaR Register.....	26
5.5.5	Offset 80h: UTMRLRSR – UTP Task Management Request List Run Stop Register.....	26
5.6	UIC Command Registers	27
5.6.1	Offset 90h: UICCMD – UIC Command	27
5.6.2	Offset 94h: UICCMDARG1 – UIC Command Argument 1	28
5.6.3	Offset 98h: UICCMDARG2 – UIC Command Argument 2	29
5.6.4	Offset 9Ch: UICCMDARG3 – UIC Command Argument 3.....	30
5.6.5	Attributes for Local L2 Timers	30